Separate independent read and write data ports with concurrent transactions. •. 100% bus utilization DDR READ and WRITE operation.
確定! 回上一頁