What HDL? Verilog supports blocks using /* */, or line by line using //. VHDL uses -- for each line. Modelsim may let you select a bunch of text and insert ...
確定！ 回上一頁
