架构(Architect)>验证(Design verification)>前端(IC design)> 可测性设计( Design for test, DFT) > FPGA > CAD > AE (Synopsys or Cadence or ...
確定! 回上一頁