reg[7:0]counter; always@(posedge clk)begin if(reset) counter <= 0; end always@(posedge clk)begin if(c1 == 1) counter <= counter + 1; end.
確定! 回上一頁