reg[7:0]counter; always@(posedge clk)begin if(reset) counter <= 0; ... 差異是前者是會依據時脈訊號(clock)做變化,意思是當clock上升的瞬間去做always block內的 ...
確定! 回上一頁