A0~A2 of the serial PD EEPROM are grounded. CLK signals are terminated with series resistors and /or padding capacitors. depending on load per clock. Refer to ...
確定! 回上一頁