Full SDI Clocking: ZPU, Genlock, RX, TX and Audio In/Out. ... 4. TX SDI FPGA IP without ZPU or Audio (TX Path Only).
確定! 回上一頁