Explicitly declared with a declaration in your Verilog code. ... This is consistent with the padding that occurs during assignment of non-string values.
確定! 回上一頁