Note: In Virtex-6 FPGAs, the System Monitor was powered down by grounding the AVdd; however, in the 7 Series XADC the Vccadc should never be tied to GND.
確定! 回上一頁