A hybrid network technique is proposed in dynamic CMOS XOR/XNOR gate to reduce the power con- sumption, save the layout area and avoid ...
確定! 回上一頁