Survey of low power and area efficient XOR/XNOR gate using CMOS logic design. Kirti Dhakad1 and Shraddha Shrivastava2. M. Tech Scholar, LNCT, Bhopal1.
確定! 回上一頁