The –A6 speed grade of the Intel MAX 10 FPGA devices is not available by default ... (11) When VREF pin is used as regular input or output, ...
確定! 回上一頁