你即將離開本站

並前往https://de.linkedin.com/in/chao-chu-9898b817

Chao Chu – Analog Design Engineer - LinkedIn

Matlab model -> Verilog-A model -> Spectre simulation -> Virtuoso layout -> ... hands-on experience in design of analog modules like Opamps, comparators, ...

確定！ 回上一頁

查詢 「Verilog-A opamp」的人也找了：

  1. Sense amplifier verilog
    2.