If the width of the register is greater than the size of the string , Verilog fills bits to the left of the string with zeros .
確定! 回上一頁