你即將離開本站

並前往https://stackoverflow.com/questions/5720803/simulation-output-is-all-zeroes

Simulation output is all zeroes - Stack Overflow

Verilog will not do this magically for you. But then, you should declare TO_IF_ID as a wire instead of a reg and remove it from the initial block.

確定！ 回上一頁

查詢 「Verilog simulation」的人也找了：

  1. Verilog simulation
    2.
  2. Verilog simulation time
    3.
  3. verilog simulation tutorial
    4.
  4. verilog testbench範例
    5.
  5. simulation and synthesis in verilog
    6.
  6. Free Verilog simulator
    7.
  7. verilog testbench寫法
    8.
  8. Verilog online simulator
    9.