Verilog 'parameter' was loosely typed so its scope was limited to a module. In Verilog 2001, parameter are made typed parameters but scope was ...
確定! 回上一頁