real r; always @(net_r) r = $bitstoreal(net_r); endmodule ... you would expect, the Verilog representation of the two types is very similar.
確定! 回上一頁