Verilog 2001: Signal port direction and data type can be combined ... output reg q, qbar; // direction and type ... Also integer, real, time variables.
確定! 回上一頁