VHDL and Verilog fundamentals–design entities, data types, ... You should use only integer (not real) parameter constants with synthesis.
確定! 回上一頁