Ranges are not allowed on real number variable declarations. • Real number variables default to an initial value of zero. Verilog HDL LRM. Data Types • 27 ...
確定! 回上一頁