Verilog allows only one-dimensional arrays of the elements of the reg, integer, time and vector register data types. Arrays are not allowed for nets and real ...
確定! 回上一頁