I am trying to write a Verilog module and synthesize it using Quartus II 8.0, but I am running into some issues.
確定! 回上一頁