Verilog ‐2001 divides the data types into a "net" group and a ... 对变量的声明进行简化,即: reg | integer | time | real | realtime + ...
確定! 回上一頁