你即將離開本站

並前往https://www.syncad.com/web_manual_bughunter_verilogger/v2vh_appendix.htm

Appendix B: Verilog2VHDL Translation Reference

Real types in Verilog are translated to the pre-defined real type in VHDL. Verilog. VHDL. real a;.

確定！ 回上一頁

查詢 「Verilog real type」的人也找了：

  1. verilog real用法
    2.
  2. Verilog data type
    3.
  3. Verilog operator
    4.
  4. Verilog always
    5.
  5. Verilog net type
    6.
  6. SystemVerilog real
    7.
  7. Verilog decimal
    8.
  8. Verilog typedef
    9.