Continuous variables are not supported in Verilog, and discrete variables are not ... A real declaration declares one or more variables of type real.
確定! 回上一頁