real is not a real verilog type. It is intended for testbench or for analog calculations, not for ...
確定! 回上一頁