Example 3: Shift Left Operator. • Example 3: Treat the 8 outputs as a single reg bus. © B. Baas. 121. // in[2:0] may be a wire, reg, or input.
確定! 回上一頁