Hi,. I'm writing my own component and I was wondering if there is a power verilog operator? I don't see any documentation on it and I keep ...
確定! 回上一頁