你即將離開本站

並前往https://electronics.stackexchange.com/questions/29612/using-if-else-syntax-for-assign-statements

verilog - Using if/else syntax for assign statements

Sure you can, just use the always @(*) construct (you need to make it a reg ). You can handle inout ports easily too. reg res; assign ...

確定！ 回上一頁

查詢 「Verilog if assign」的人也找了：

  1. verilog assign判斷
    2.
  2. verilog assign語法
    3.
  3. Verilog if else assign
    4.
  4. verilog if判斷式
    5.
  5. verilog assign用法
    6.
  6. verilog if多條件
    7.
  7. verilog if語法
    8.
  8. Verilog assign
    9.