Inter assignment delays in Verilog often corresponds to the inertial delay or the regular delay statements in vhdl. For example:- #5 x = y + z;. Here in the ...
確定! 回上一頁