Optional Verilog Assignment ... assign carry=((a&b) | (b&c) | (a&c)); //carry bit ... if the output of the multiplier is being used in another block, ...
確定! 回上一頁