It is important not to confuse arrays with net or register vectors . ... Memories are modeled in Verilog simply as a one - dimensional array of registers .
確定! 回上一頁