I want to test all possible combinations of inputs to a verilog module. I have been able to do generate these inputs by building an array with a nested for ...
確定! 回上一頁