If so, how do I instantiate several modules into an array? ... Arrayed instances are not supported by most Verilog simulators, except
確定! 回上一頁