In Verilog I must write "always @(temp_mem[0] or temp_mem[1] or ... or read1 ... The reading is too complicated for a simple assign statement.
確定! 回上一頁