right is an attempt to specify this using the always + case construct in Verilog. The case variable 'sel' is 2-bit wide, and therefore has 4 possibilities.
確定! 回上一頁