So a single always block could represent both kinds of logic at the same time. SystemVerilog added three flavors of always blocks: always_comb, ...
確定! 回上一頁