A vague answer to a vague question - "always" is a procedural block in verilog which executes forever till the simulation stops. They are made to work that way ...
確定! 回上一頁