module StateMachine ( ) parameter StateA = 3'b000; parameter StateB = 3'b001; … always @(posedge clock) begin if (state == StateA) state <= StateB;.
確定! 回上一頁