Verilog logical operators !, &&, and || treat operands as true when any bit in a vector operand is nonzero and false for all-zero, only.
確定! 回上一頁