The iverilog command is the compiler/driver that takes the Verilog input and ... will definitely be an infinite loop (all paths have no or zero delay).
確定! 回上一頁