Verilog supports basic logic gates as predefined primitives. The available logic elements are: and, nand, or, nor, xor, xnor, not, buf, notif, bufif.
確定! 回上一頁