The below Figure1 shows the circuit of an inverter suitable for description with the switch level constructs of Verilog. Figure 1 CMOS inverter. Page 5. Gate ...
確定! 回上一頁