Hello, I'm a new user of VHDL and I don't manage to shifting a std_logic_vector .Someone told me that I could use SLL or SRL to shift left or rightit hasn't
確定! 回上一頁