SystemVerilog · module divideby3FSM(input logic clk · input logic reset · output logic y); · typedef enum logic [1:0] {S0, S1, S2} statetype; · statetype state, ...
確定! 回上一頁