SystemVerilog user-defined types are created using the typedef ... being affected by the local typedef definition in module alu. ... defined enum value size ...
確定! 回上一頁