你即將離開本站

並前往https://ieeexplore.ieee.org/document/9198587

A Technique of Designing Low Leakage SRAM in Deep Sub ...

The source biased inverter is then used to replace the two inverters in 6T SRAM cell in 32nm CMOS technology. The proposed low leakage 10T SRAM cell gives a ...

確定！ 回上一頁

查詢 「Technique technology」的人也找了：

  1. technique technology差異
    2.
  2. Technical technological
    3.
  3. Technology
    4.
  4. Technique vs technology
    5.
  5. Technology vs technique
    6.
  6. Technique skill 區別
    7.
  7. Technological technical
    8.
  8. technique中文
    9.