Reserved Words in SystemVerilog. accept_on. export. ref. alias. extends. restrict. always_comb. extern. return. always_ff. final. s_always. always_latch.
確定! 回上一頁