SystemVerilog 5526 ... always @ (posedge clk) begin $display("file write debug outside if"); if(dut_wvalid) begin $display("file write debug ...
確定! 回上一頁