I just ran into another fun SystemVerilog Gotcha. Look this code over and see what you think should happen: module top; string foo[byte]; ...
確定! 回上一頁